

6 a first surface upon which said bump electrodes are formed;  
 7 a second surface opposite said first surface;  
 8 a periphery adjacent said scribe lines;  
 9 a plurality of chip electrodes formed on said second surface along said  
 10 periphery; and  
 11 a plurality of interconnection layers, each of said interconnection layers  
 12 including a first end connected to a bump electrode of said bump electrodes and  
 13 a second end connected to a corresponding chip electrode of said chip electrodes,  
 14 each of said bump electrodes being located at a position other than over  
 15 said corresponding chip electrode.

Please cancel claims 6-9 without prejudice or disclaimer.

1 10. (Twice Amended) A semiconductor wafer, including:  
 2 a plurality of chip sections defined thereon by scribe lines, each chip  
 3 section having bump electrodes formed simultaneously thereon, the scribe lines  
 4 for separating the chip sections from each other without dividing bump  
 5 electrodes thereon, said chip section including:  
 6 a plurality of chip electrodes positioned on said chip section; and  
 7 a plurality of interconnection layers for electrically connecting said chip  
 8 electrodes and said bump electrodes,  
 9 said bump electrodes being located at positions other than over said chip  
 10 electrodes.

1 11. (Twice Amended) A semiconductor wafer, including:  
 2 a plurality of chip sections defined thereon by scribe lines, each chip  
 3 section having:  
 4 bump electrodes formed simultaneously thereon;  
 5 a plurality of chip electrodes positioned on said chip section; and  
 6 a plurality of interconnection layers for electrically connecting said chip

electrodes and said bump electrodes.

said bump electrodes being located at positions other than over said chip electrodes.

Please add the following new claims:

1 --12. A semiconductor wafer as in claim 5, wherein each of said  
2 interconnection layers comprises an aluminum layer and a plating on said  
3 aluminum layer, wherein said plating contacts one of said bump electrodes and  
4 said aluminum layer contacts one of said chip electrodes.

1 13. A semiconductor wafer as in claim 12, wherein said plating comprises  
2 one of nickel and copper.

1 14. A semiconductor wafer as in claim 12, wherein said aluminum layer has  
2 a thickness of no greater than 1 micrometer.

1 15. A semiconductor wafer as in claim 12, wherein said plating has a  
2 thickness of at least 5 micrometers.

1 16. A semiconductor wafer as in claim 12, further comprising a gold layer  
2 between said bump electrode and said plating.

1 17. A semiconductor wafer as in claim 5, wherein said semiconductor chip  
2 has a center and said interconnection layers extend from said periphery toward  
3 said center.

1 18. A semiconductor wafer as in claim 10, wherein each of said  
2 interconnection layers comprises an aluminum layer and a plating on said  
3 aluminum layer, wherein said plating contacts one of said bump electrodes and

cont  
B3

B4

Subt.  
C2

23

4 ~~said aluminum layer contacts one of said chip electrodes.~~

1 19.<sup>5</sup> A semiconductor wafer as in claim 18<sup>3</sup>, wherein said plating comprises  
2 one of nickel and copper.

1 20.<sup>6</sup> A semiconductor wafer as in claim 18<sup>3</sup>, wherein said aluminum layer has  
2 a thickness of no greater than 1 micrometer.

1 21.<sup>7</sup> A semiconductor wafer as in claim 18<sup>3</sup>, wherein said plating has a  
2 thickness of at least 5 micrometers.

1 22.<sup>8</sup> A semiconductor wafer as in claim 18<sup>3</sup>, further comprising a gold layer  
2 between said bump electrode and said plating.

1 23.<sup>9</sup> A semiconductor wafer as in claim 10<sup>1</sup>, wherein each of said chip sections  
2 has a center and a periphery and said interconnection layers extend from said  
periphery toward said center.

1 24. A semiconductor wafer as in claim 11, wherein each of said  
2 interconnection layers comprises an aluminum layer and a plating on said  
3 aluminum, wherein said plating contacts said bump electrode and said aluminum  
4 layer contacts said chip electrode.

1 25.<sup>10</sup> A semiconductor wafer as in claim 24<sup>4</sup> wherein said plating comprises  
2 one of nickel and copper.

1 26.<sup>11</sup> A semiconductor wafer as in claim 24<sup>4</sup>, wherein said aluminum layer has  
2 a thickness of no greater than 1 micrometer.

1 27.<sup>12</sup> A semiconductor wafer as in claim 24<sup>4</sup>, wherein said plating has a